

Patent Abstracts of Japan

PUBLICATION NUMBER : 09200081
PUBLICATION DATE : 31-07-97


APPLICATION DATE : 12-01-96
APPLICATION NUMBER : 08020668

APPLICANT : N T T IDO TSUSHINMO KK;

INVENTOR : SAWAHASHI MAMORU;

INT.CL. : H04B 1/707

TITLE : CORRELATION PEAK DETECTION
TYPE FREQUENCY ERROR
DETECTION CIRCUIT



ABSTRACT : PROBLEM TO BE SOLVED: To provide a frequency error detection circuit used for an AFC circuit with an inexpensive reference clock source in which a lock range of a frequency error is set larger in a demodulation circuit after reverse spread processing at a receiver side in the direct spread spectrum communication.

SOLUTION: A base band complex signal subject to orthogonal detection is given to complex MFs 1, 2, in which complex correlation with each complex spread code is taken and two mean sections 5, 6 are used to average several symbol times with a maximum peak in a maximum timing detected by a peak position detection section 7 and two power calculation sections 8, 9 calculate a power. The difference is obtained and normalized and a frequency error conversion section 12 obtains a corresponding frequency error and provides an output of it.

COPYRIGHT: (C)1997,JPO